

CS631-02 Cache Simulation

analysis

~~avifc~~

jal rd, offset
 ↑

call jal x¹, offset
 ra




) jal x⁰, offset

if (rd := 0) {

 reg[rd] = pc + 4



Cache




memory requests

$$\text{hit rate} = \frac{\# \text{ hits}}{\# \text{ reqs}}$$

$$\text{miss rate} = \frac{\# \text{ misses}}{\# \text{ reqs}}$$



Direct Mapped



addr assume addr is word aligned

$$\text{addr_word} = \text{addr} / 4$$

$$\text{slot_index} = \text{addr_word \% 4}$$




$$\text{slot_index} = (\text{addr} \gg 2) \& 0b11$$

slot index

$$\text{tag} = \text{addr} \gg 4$$

Memory



byte
addr

word
addr

Direct Mapped Pseudo Code

tag = addr >> 4;

index-mask = 0b11

slot-index = (addr >> 2) & index-mask

slot = cache[slot-index]

if (slot.valid == 1 & slot.tag == tag) {

// hit

return slot.data

} else {

// miss

slot.data = *(uint32_t*)addr

slot.tag = tag

slot.valid = 1


}

Principles of Locality

temporal


spatial

Block Size



addr

$$\text{addr_word} = \text{addr} / 4$$



$$\text{slot_idx} \geq \text{addr_word} \circ / 16$$

$$\text{slot_idx} = \text{addr} \gg 4$$

Block Slic


miss

addr


cache slot
block array



Fully Associative Cache




Set Associative Cache



n-Way set associative

2-Way



SAT Pseudo Code Lookup

`num.refs += 1;`

`num-ways = 2`

`addr-tag = addr >> 3`

`Set_index = (addr >> 2) & 0b1`

`set-base = set-index * 2`

`for(i=0); i<2; i++) {`

`slot = cache[set-base + i];`

`if (slot.valid & slot.tag == tag) {`

`// hit`

`slot.timestamp = num.refs;`

`return slot.data;`

`}`

`// miss`

`slot = find-free-in-set(cache, set-base)`

`slot.data = ((uint32_t *)addr);`

`slot.tag = tag`

`slot.timestamp = num.refs`

`return slot.data;`

